



SPECIFICATION
FOR
LCM Module
KD035VGfIA111-C041A

MODULE No:	KD035VGfIA111-C041A
CUSTOMER:	

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 1 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

[illegible]

Part. No	KD035VGFIGA111-C041A	REV	V1.0	Page 2 of 36
常 备 库 存 Stock For Sale	长 期 供 货 Long Time supply	支持小量 NO MOQ	品 种 齐 全 In Full Range	

Contents

1. Basic Specifications.....	5
1.1 Features.....	5
1.2 CTP Features.....	5
1.3 Mechanical Information.....	6
2. Block Diagram.....	6
3.Outline dimension.....	7
4. Input terminal Pin Assignment.....	8
4.1 TFT PIN Define.....	8
4.2 CTP PIN Define.....	9
5. LCD Optical Characteristics.....	10
5.1 Optical specification.....	10
6. Electrical Characteristics.....	12
6.1 Absolute Maximum Rating.....	12
6.2 DC Electrical Characteristics.....	12
6.3 LED Backlight Characteristics.....	13
7. AC Characteristics.....	16
7.1 MIPI Interface Characteristics:.....	16
7.1.1 High Speed Mode.....	16
7.1.2 Lowe Power Mode.....	17
7.1.3 Bursts Mode.....	18
7.2 Reset input timing.....	20
8. CTP Specification.....	21
8.1 Electrical Characteristics.....	21
8.1.1 Absolute Maximum Rating.....	21
8.1.2 DC Electrical Characteristics (Ta=25℃).....	21
8.1.3 AC Characteristics.....	22
8.2 I2C Timing.....	22
9. LCD Module Out-Going Quality Level.....	27
9.1 VISUAL & FUNCTION INSPECTION STANDARD.....	27
9.1.1 Inspection conditions.....	27
9.1.2 Definition.....	27
9.1.3 Sampling Plan.....	28
9.1.4 Criteria (Visual).....	29
10. Reliability Test Result.....	34

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 3 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	



11. Cautions and Handling Precautions..... 35

 11.1 Handling and Operating the Module..... 35

 11.2 Storage and Transportation..... 35

12. Packing..... 36

Part. No	KD035VGFIA111-C041A	REV	V1.0	Page 4 of 36
常 备 库 存 Stock For Sale	长 期 供 货 Long Time supply	支持小量 NO MOQ	品 种 齐 全 In Full Range	

1. Basic Specifications

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a BlanView type TFT-LCD Panel, driver circuit,back-light unit.The resolution of a 3.5 " TFT-LCD contains 480x640 pixels, and can display up to 16.7M colors.

1.1 Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	53.28(H)*71.04(V) (3.5 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	65K/262K/16.7M	colors	
Number of pixels	480(RGB)*640	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.111(H)*0.111(V)	mm	
Viewing angle	VA	o'clock	
Controller IC	ILI9806E	-	
LCM Interface	MIPI	-	
Display mode	Blan View /Normally Black	-	
Operating temperature	-20~+70	℃	
Storage temperature	-30~+80	℃	
Module bonding technology	Use Tape bonding between LCM and CTP	-	


1.2 CTP Features

General Information Items	Specification	Unit	Note
	Main Panel		
Resolution	480(H)*640(V)	-	
Structure	G+G	-	
Controller IC	GT911	-	
Interface	I2C	-	
Slave Adress	0x5D(7bit) or 0x14(7bit)	-	
Touch mode	Five points and Gestures	-	-


1.3 Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)	-	64	-	mm	
	Vertical(V)	-	85	-	mm	
	Depth(D)	-	4.75	-	mm	
Weight		-	TBD	-	g	

2. Block Diagram



3.Outline dimension



4. Input terminal Pin Assignment

4.1 TFT PIN Define

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		
2	LEDK	Cathode pin of backlight.	P
3	NC		
4	LEDA	Anode pin of backlight.	P
5	NC		
6	VCI	Supply Voltage (3.3V).	P
7	IOVCC	I/O power supply voltage.	P
8	TE	-Tearing effect output Leave the pin to open when not in use.	O
9	RESET	- The external reset input. Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.	I
10	GND	Ground.	P
11	MIPI_D1P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
12	MIPI_D1N		I/O
13	GND	Ground.	P
14	MIPI_CLP	MIPI DSI differential clock pair (DSI-CLK+/-).	I
15	MIPI_CLN		I
16	GND	Ground.	P
17	MIPI_D0P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
18	MIPI_D0N		I/O
19	GND	Ground.	P
20	GND	Ground.	P


4.2 CTP PIN Define

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground	P
2	NC	No Connection	
3	VDD	Supply voltage	P
4	SCL	I2C clock input	I
5	SDA	I2C data input and output	I
6	INT	External interrupt to the host	I
7	RST	External Reset, Low is active	I
8	GND	Ground	P

5. LCD Optical Characteristics

5.1 Optical specification


Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	500	700	--		2
Response time	Rising	T_R+T_F		--	25	--	msec	3
	Falling							
Uniformity		S(%)		--	51.7	--	%	
Color Filter Chromaticity	White	W_X		0.2594	0.2994	0.3394		
		W_Y		0.2899	0.3299	0.3699		
	Red	R_X		0.4975	0.5375	0.5775		
		R_Y		0.2928	0.3328	0.3728		
	Green	G_X		0.2970	0.3370	0.3770		
		G_Y		0.5346	0.5746	0.6146		
	Blue	B_X		0.1139	0.1539	0.1939		
		B_Y		0.0746	0.1146	0.1546		
Viewing angle	Hor.	Θ_L	CR>10	--	80	--		
		Θ_R		--	80	--		
	Ver.	Θ_U		--	80	--		
		Θ_D		--	80	--		
Option View Direction		VA						



Note (2) Definition of Contrast Ratio (CR) :
 measured at the center point of panel

$$\text{CR} = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3) Definition of Response Time : Sum of T_R and T_F



Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 11 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

6. Electrical Characteristics

6.1 Absolute Maximum Rating


Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	4.6	V	Note1
Digital interface supply Voltage	IOVCC	-0.3	4.6	V	Note1
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

6.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	3.6	V	
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.6	V	
Normal mode Current	IDD	--	38	--	mA	
Differential Input High Threshold Voltage	VIT+		0	50	mV	MIPI_CLK MIPI_Data
Differential Input Low Threshold Voltage	VIT-	-50	0		mV	
Single-ended Receiver Input Operation Voltage Range	VIR	0.5		1.2	V	

6.3 MIPI DC Electrical Characteristics



Parameter	Symbol	Specification			Unit
		MIN	TYP	MAX	
Operation Voltage for MIPI Receiver					
Low power mode operating voltage	V _{LPH}	1.1	1.2	1.3	V
MIPI Characteristics for High Speed Receiver					
Single-ended input low voltage	V _{ILHS}	-40	-	-	mV
Single-ended input high voltage	V _{IHHS}	-	-	460	mV
Common-mode voltage	V _{CMRXDC}	70	-	330	mV
Differential input impedance	Z _{ID}	80	100	125	ohm
MIPI Characteristics for Low Power Mode					
Pad signal voltage range	V _I	-50	-	1350	mV
Logic 0 input threshold	V _{IL}	0-	-	550	mV
Logic 1 input threshold	V _{IH}	880	-	1350	mV
Output low level	V _{oL}	-50	-	50	mV
Output high level	V _{oH}	1.1	1.2	1.3	V

6.4 LED Backlight Characteristics

The back-light system is edge-lighting type with 6 chips LED


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I _F	15	20	--	mA	
Forward Voltage	V _F	--	18.6	--	V	
LCM Luminance (I _F =20mA)	LV	320	360	--	cd/m2	Note3
LED life time	Hr	--	50000	--	Hour	Note1,2
Uniformity	Avg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at

Ta=25℃ and IL=20mA. The LED lifetime could be decreased if operating IL is larger than 20mA. The constant current driving method is suggested.



Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 14 of 36
常 备 库 存 Stock For Sale	长 期 供 货 Long Time supply	支持小量 NO MOQ	品 种 齐 全 In Full Range	

Note (3) Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$

7. AC Characteristics

7.1 MIPI Interface Characteristics:

7.1.1 High Speed Mode




*DSI clock channel timing

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	$2xUI_{INSTA}$	Double UI instantaneous	4	25	ns	
DSI-CLK+/-	UI_{INSTA} UI_{INSTB}	UI instantaneous halves	2	12.5	ns	$UI = UI_{INSTA} = UI_{INSTB}$
DSI-Dn+/-	t_{DS}	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	t_{DH}	Data to clock hold time	0.15	-	UI	


* Mipi Interface-High SpeedMode Timing Characteristics

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 16 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

7.1.2 Low Power Mode



* Bus Turnaround (BTA) from display module to MPU Timing




*Bus Turnaround (BTA) from MPU to display module Timing

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	TLPXD	2xTLPXD	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	5xTLPXD		ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	4xTLPXD		ns	Output


*Mipi Interface Low Power Mode Timing Characteristics

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 17 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

7.1.3 Bursts Mode



*Data lanes-Low Power Mode to/from High Speed Mode Timing



*Clock lanes- High Speed Mode to/from Low Power Mode Timing

Part. No	KD035VGFIA111-C041A	REV	V1.0	Page 18 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+8 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	--	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input



7.2 Reset input timing




Figure 102 Reset Timing

Table 41 Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		us
	tRT	Reset cancel		5(note 1,5) 120 (note 1,6,7)	ms

Note:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 43.

Table 42 Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:




Figure 103 Positive Noise Pulse during Reset Low

5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8. CTP Specification

8.1 Electrical Characteristics

8.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.66	3.47	V	
Operating temperature	T _{OP}	-30	+85	°C	
Storage temperature	T _{ST}	-30	+85	°C	

8.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature:25°C, VDD=2.8V, VDDIO=1.8V or VDDIO=VDD)

Item	Min.	Typ.	Max.	Unit	Note
Power Supply Voltage/VDD	2.66	3.3	3.47	V	
Normal mode operating current	--	8	14.5	mA	
Green mode operating current	--	3.3	--	mA	
Sleep mode operating current	70	--	120	uA	
Doze mode operating current	--	0.78	--	mA	
Digital Input low voltage/VIL	-0.3	--	0.25*VDD	V	
Digital Input high voltage/VIH	0.75*VDD	--	VDD+0.3	V	
Digital Output low voltage/VOL	--	--	0.15*VDD	V	
Digital Output high voltage/VOH	0.85*VDD	--	--	V	

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 21 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	


8.1.3 AC Characteristics

(Ambient temperature:25℃, VDD=2.8V, VDDIO=1.8V)

Parameter	Min	Typ	Max	Unit	Note
OSC oscillation frequency	59	60	61	MHZ	
I/O output rise time,low to high	-	14	-	ns	
I/O output rfall time,high to low	-	14	-	ns	

8.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us

Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us


GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:

Power-on Timing:







Timing for host resetting GT911:



Timing for setting slave address to 0x28/0x29:



Timing for setting slave address to 0xBA/0xBB:



Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 24 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from “high” to “low” when SCL line is “high”. Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0xBA or 0xBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is “high”.

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from “low” to “high” when SCL line is “high”.

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation

The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0xBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911
(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0xBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0xBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.


9. LCD Module Out-Going Quality Level

9.1 VISUAL & FUNCTION INSPECTION STANDARD


9.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

- Temperature : 25±5℃
- Humidity : 65%±10%RH
- Viewing Angle : Normal viewing Angle.
- Illumination: Single fluorescent lamp (300 to 700Lux)
- Viewing distance:30-50cm



9.1.2 Definition



- Zone A : Effective Viewing Area(Character or Digit can be seen)
- Zone B : Viewing Area except Zone A
- Zone C Cover (Zone A+Zone B) which can not be seen after assembly by customer .)
- Zone D : IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

Part. No	KD035VGFI111-C041A	REV	V1.0	Page 27 of 36
常 备 库 存 Stock For Sale	长 期 供 货 Long Time supply	支持小量 NO MOQ	品 种 齐 全 In Full Range	

9.1.3 Sampling Plan

According to GB/T 2828.1-2003 ; , normal inspection, Class II




AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module


No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot Line defect	Light dot, Dim spot, Polarizer Bubble ; Polarizer accidented spot.	
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

9.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							

2.0

Spot defect



Y

X

$\Phi=(X+Y)/2$

① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi\leq0.10$	Ignore		Ignore
$0.10<\Phi\leq0.25$	3(distance $\geq 10\text{mm}$)		
$0.25<\Phi\leq0.3$	2		
$\Phi>0.35$	0		

②Dim spot (LCD/TP/Polarizer dim dot, light leakage、dark spot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi\leq0.1$	Ignore		Ignore
$0.10<\Phi\leq0.25$	3(distance $\geq 10\text{mm}$)		
$0.25<\Phi\leq0.3$	2		
$\Phi>0.35$	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi\leq0.2$	Ignore		Ignore
$0.3<\Phi\leq0.5$	2(distance $\geq 10\text{mm}$)		
$\Phi>0.5$	0		

④Pixel bad points (light dot, Dim dot, color dot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi\leq0.1$	Ignore	Ignore	
$0.15<\Phi\leq0.25$	2(distance $\geq 10\text{mm}$)		
$\Phi>0.3$	0		



⑤ Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi\leq0.2$	Ignore		Ignore
$0.3<\Phi\leq0.4$	3(distance $\geq 10\text{mm}$)		
$0.5<\Phi\leq0.6$	2		
$0.6<\Phi$	0		

3.0	Line defect (LCD/TP /Polarizer backlight black/white line, scratch, stain)	Width(mm)	Length(m m)	Acceptable Qty		
				A	B	C
		$\Phi\leq0.05$	Ignore	Ignore		Ignore
		$0.05<W\leq0.06$	$L\leq4.0$	$N\leq3$		
		$0.07<W\leq0.08$	$L\leq3.0$	$N\leq2$		
		$0.08<W$	Define as spot defect			

4.0	Electronic Components SMT	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite
5.0	Display color& Brightness	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.
6.0	LCD Mura	By 5% ND filter invisible.

7.0	CTP Related	CTP Cover sensor acc identified black/white spot	Size Φ (mm)	Acceptable Qty			
				A	B	C	
			$\Phi \leq 0.1$	Ignore		Ignore	
			$0.1 < \Phi \leq 0.2$	3 (distance $\geq 10\text{mm}$)			
			$0.20 < \Phi \leq 0.25$	2			
			$\Phi > 0.3$	0			
		CTP Cover scratch					
			Width(mm)	Ignore (mm)	Acceptable Qty		
					A	B	C
			$\Phi \leq 0.05$	Ignore	Ignore		
	$0.05 < W \leq 0.06$		$L \leq 4.0$	$N \leq 3$			
	$0.07 < W \leq 0.08$		$L \leq 3.0$	$N \leq 2$			
	$0.08 < W$	Define as spot defect					

		CTP Cover Pinhole/ Lack of ink <table><tr><th> Zone Size (mm) </th><th colspan="2">Acceptable Qty</th></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="2">C</td></tr><tr><td>$0.1 < \Phi \leq 0.2$</td><td colspan="2">Ignore</td></tr><tr><td>$0.25 < \Phi \leq 0.3$</td><td colspan="2">3(distance $\geq 10\text{mm}$)</td></tr><tr><td>$\Phi > 0.35$</td><td colspan="2">2</td></tr><tr><td></td><td colspan="2">0</td></tr></table>	Zone Size (mm)	Acceptable Qty		$\Phi \leq 0.1$	C		$0.1 < \Phi \leq 0.2$	Ignore		$0.25 < \Phi \leq 0.3$	3(distance $\geq 10\text{mm}$)		$\Phi > 0.35$	2			0	
Zone Size (mm)	Acceptable Qty																			
$\Phi \leq 0.1$	C																			
$0.1 < \Phi \leq 0.2$	Ignore																			
$0.25 < \Phi \leq 0.3$	3(distance $\geq 10\text{mm}$)																			
$\Phi > 0.35$	2																			
	0																			
	CTP Bonding bubble/ accident spot <table><tr><th rowspan="2">Size $\Phi(\text{mm})$</th><th colspan="2">Acceptable Qty</th></tr><tr><th>A</th><th>B</th></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="2">Ignore</td></tr><tr><td>$0.15 < \Phi \leq 0.2$</td><td colspan="2">3(distance $\geq 10\text{mm}$)</td></tr><tr><td>$0.2 < \Phi \leq 0.25$</td><td colspan="2">2</td></tr><tr><td>$\Phi > 0.25$</td><td colspan="2">0</td></tr></table>	Size $\Phi(\text{mm})$	Acceptable Qty		A	B	$\Phi \leq 0.1$	Ignore		$0.15 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)		$0.2 < \Phi \leq 0.25$	2		$\Phi > 0.25$	0			
Size $\Phi(\text{mm})$	Acceptable Qty																			
	A	B																		
$\Phi \leq 0.1$	Ignore																			
$0.15 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)																			
$0.2 < \Phi \leq 0.25$	2																			
$\Phi > 0.25$	0																			
	Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$																		
	TP cover broken X : length Y : width Z : height <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>$X \leq 0.5\text{mm}$</td><td>$Y \leq 0.5\text{mm}$</td><td>$Z < \text{cover thickness}$</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$													
X	Y	Z																		
$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$																		
	TP cover broken X : length Y : width Z : height <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>$X \leq 0.3\text{mm}$</td><td>$Y \leq 0.3\text{mm}$</td><td>$Z < \text{LCD thickness}$</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	$X \leq 0.3\text{mm}$	$Y \leq 0.3\text{mm}$	$Z < \text{LCD thickness}$													
X	Y	Z																		
$X \leq 0.3\text{mm}$	$Y \leq 0.3\text{mm}$	$Z < \text{LCD thickness}$																		



Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

10. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 34 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

11. Cautions and Handling Precautions

11.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

11.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD035VGFIA111-C041A	REV	V1.0	Page 35 of 36
常备库存 Stock For Sale	长期供货 Long Time supply	支持小量 NO MOQ	品种齐全 In Full Range	

12. Packing

-----TBD-----

Part. No	KD035VGfIA111-C041A	REV	V1.0	Page 36 of 36
常 备 库 存 Stock For Sale	长 期 供 货 Long Time supply	支持小量 NO MOQ	品 种 齐 全 In Full Range	