



**SPECIFICATION
FOR
LCD Module
KD032C-2-TP**

MODULE:	KD032C-2-TP
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2012.01.06

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		



Revision History

[illegible]

Part. No	KD032C-2-TP	REV	V1.0	Page 2 of 26
----------	-------------	-----	------	--------------



Contents

General Description -----	4
1.Block Diagram -----	5
2. Outline dimension -----	6
3. Input Terminal Pin Assignment -----	7
4. LCD Optical Characteristics -----	9
5. Electrical Characteristics -----	10
6. AC Characteristic -----	11
7. LCD Module Out-Going Quality Level-----	16
8 Reliability Test Result -----	24
9.Cautions and Handling Precautions -----	25
10.Packing-----	26

General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.2'TFT-LCD contains 240x320 pixels, and can display up to 65K/262K colors.

* Features


- Low Input Voltage: 3.3V(TYP)
- Display Colors of TFT LCD: 65K/262K colors
- Interface: 8BIT/16BIT/18BIT MCU

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	48.60(H)*64.80(V) (3.2inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	240(RGB)*320	dots	-
Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153(H)*0.153(V)	mm	-
Viewing angle	9:00	o'clock	-
Controller IC	ILI9325C	-	-
Display mode	Transmissive/ Normally White	-	-
Operating temperature	-20~+70	℃	-
Storage temperature	-30~+80	℃	-


* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)		57.04		mm	-
	Vertical(V)		78.70		mm	-
	Depth(D)		4.3		mm	-
Weight			TBD		g	-

1. Block Diagram



2. Outline dimension



3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O																																																																		
1	IM1	<table><tr><th>IM3</th><th>IM2</th><th>IM1</th><th>IM0/ID</th><th>Interface Mode</th><th>DB Pin</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>Setting invalid</td><td></td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Setting invalid</td><td></td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>i80-system 16-bit interface</td><td>DB[17:10], DB[8:1]</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>i80-system 8-bit interface</td><td>DB[17:10]</td></tr><tr><td>0</td><td>1</td><td>0</td><td>ID</td><td>Serial Peripheral Interface (SPI)</td><td>SDI, SDO (DB[1:0])</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>9-bit 3 wires Serial Peripheral Interface</td><td>SDA, SCL, nCS</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>8-bit 4 wires Serial Peripheral Interface</td><td>SDA, SCL, nCS, RS (D/CX)</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>Setting invalid</td><td></td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>Setting invalid</td><td></td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>i80-system18-bit interface</td><td>DB[17:0]</td></tr></table>	IM3	IM2	IM1	IM0/ID	Interface Mode	DB Pin	0	0	0	0	Setting invalid		0	0	0	1	Setting invalid		0	0	1	0	i80-system 16-bit interface	DB[17:10], DB[8:1]	0	0	1	1	i80-system 8-bit interface	DB[17:10]	0	1	0	ID	Serial Peripheral Interface (SPI)	SDI, SDO (DB[1:0])	0	1	1	0	9-bit 3 wires Serial Peripheral Interface	SDA, SCL, nCS	0	1	1	1	8-bit 4 wires Serial Peripheral Interface	SDA, SCL, nCS, RS (D/CX)	1	0	0	0	Setting invalid		1	0	0	1	Setting invalid		1	0	1	0	i80-system18-bit interface	DB[17:0]	I
IM3	IM2	IM1	IM0/ID	Interface Mode	DB Pin																																																																
0	0	0	0	Setting invalid																																																																	
0	0	0	1	Setting invalid																																																																	
0	0	1	0	i80-system 16-bit interface	DB[17:10], DB[8:1]																																																																
0	0	1	1	i80-system 8-bit interface	DB[17:10]																																																																
0	1	0	ID	Serial Peripheral Interface (SPI)	SDI, SDO (DB[1:0])																																																																
0	1	1	0	9-bit 3 wires Serial Peripheral Interface	SDA, SCL, nCS																																																																
0	1	1	1	8-bit 4 wires Serial Peripheral Interface	SDA, SCL, nCS, RS (D/CX)																																																																
1	0	0	0	Setting invalid																																																																	
1	0	0	1	Setting invalid																																																																	
1	0	1	0	i80-system18-bit interface	DB[17:0]																																																																
2	IM0																																																																				
3	IM3																																																																				
4	IM2																																																																				
5	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.	I																																																																		
6	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I																																																																		
7	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I																																																																		
8	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I																																																																		
9	DEN	Data enable signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I																																																																		
10-27	DB17-DB0	Data bus . Fix to GND level when not in use.	I/O																																																																		
28	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at VCI or GND when not in use	I																																																																		
29	WR/SCK	Write strobe signal in DBI type B operation	I																																																																		
30	RS	Display data/ command selection pin	I																																																																		
31	SDO	SPI interface output pin.-The data is output on the falling edge of the SCL signal.-If not used, let this pin open.	I																																																																		
32	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I																																																																		
33	NC	NC																																																																			
34	CS	Chip select input pin (“Low” enable). fix this pin at VCI or GND when not in use.	I																																																																		

Part. No	KD032C-2-TP	REV	V1.0	Page 7 of 26
----------	-------------	-----	------	--------------




35	GND	Ground.	P
36	VCC	Supply voltage(3.3V).	P
37	LED-	Cathode pin OF backlight	P
38	LED+	Anode pin of backlight	P
39	GND	Ground.	P
40	NC	NC	
41	X-	Touch panel Right Glass Terminal	A/D
42	Y-	Touch panel Bottom Film Terminal	A/D
43	X+	Touch panel LIFT Glass Terminal	A/D
44	Y+	Touch panel Top Film Terminal	A/D
45	NC	NC	

4. LCD Optical Characteristics

4.1 Optical specification

ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.
Color Filter Chromaticity	White	x	$\theta = \phi = 0^\circ$	0.292	0.312	0.332
		y		0.321	0.341	0.361
	Red	x	$\theta = \phi = 0^\circ$	0.621	0.641	0.661
		y		0.327	0.347	0.367
	Green	x	$\theta = \phi = 0^\circ$	0.284	0.304	0.324
		y		0.553	0.573	0.593
	Blue	x	$\theta = \phi = 0^\circ$	0.115	0.135	0.155
		y		0.101	0.121	0.141
Gamut			60%			
Measured by C light						



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supply Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C

5.2 DC Electrical Characteristics


Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	3.3	4.2	V	
Digital interface supply Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD	--	10	--	mA	
Level input voltage	V _{IH}	0.7V _{DDIO}		VDDIO	V	
	V _{IL}	GND		0.3V _{DDIO}	V	
Level output voltage	V _{OH}	0.8VDDIO		VDDIO	V	
	V _{OL}	GND		0.2VDDIO	V	



5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 4chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	15	20	--	mA	
Forward Voltage	V_F	--	12.8	--	V	
LCM Luminance	L_v	230	--	--	cd/m2	IF=20mA
Uniformity	AVg	80	--	--	%	




BLU CIRCUIT DIAGRAM

6. AC Characteristic

6.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- system)

Normal Write Mode (IOVCC = 1.65~3.3V)


Item	Symbol	Unit	Min.	Typ.	Max.	Test Condition
Bus cycle time	Write	t_{CYCW}	ns	80	-	-
	Read	t_{CYCR}	ns	300	-	-
Write low-level pulse width	PW_{LW}	ns	50	-	500	-
Write high-level pulse width	PW_{HW}	ns	15	-	-	-
Read low-level pulse width	PW_{LR}	ns	150	-	-	-
Read high-level pulse width	PW_{HR}	ns	150	-	-	-
Write / Read rise / fall time	t_{WRr}/t_{WRf}	ns	-	-	25	-
Setup time	Write (RS to nCS, E/nWR)	t_{AS}	ns	10	-	-
	Read (RS to nCS, RW/nRD)			5	-	-
Address hold time	t_{AH}	ns	5	-	-	-
Write data set up time	t_{DSW}	ns	10	-	-	-
Write data hold time	t_H	ns	15	-	-	-
Read data delay time	t_{DDR}	ns	-	-	100	-
Read data hold time	t_{DHR}	ns	5	-	-	-



6.2 Serial Data Transfer Interface Timing Characteristics

(IOVCC= 1.65 ~ 3.3V)

Item		Symbol	Unit	Min.	Typ.	Max.	Test Condition
Serial clock cycle time	Write (received)	t_{SCYC}	Ns	100	-	-	
	Read (transmitted)	t_{SCYC}	ns	200	-	-	
Serial clock high – level pulse width	Write (received)	t_{SCH}	ns	40	-	-	
	Read (transmitted)	t_{SCH}	ns	100	-	-	
Serial clock low – level pulse width	Write (received)	t_{SCL}	ns	40	-	-	
	Read (transmitted)	t_{SCL}	ns	100	-	-	
Serial clock rise / fall time		t_{SCr}, t_{SCf}	ns	-	-	5	
Chip select set up time		t_{CSU}	ns	10	-	-	
Chip select hold time		t_{CH}	ns	50	-	-	
Serial input data set up time		t_{SISU}	ns	20	-	-	
Serial input data hold time		t_{SIH}	ns	20	-	-	
Serial output data set up time		t_{SOD}	ns	-	-	100	
Serial output data hold time		t_{SOH}	ns	5	-	-	





18/16-bit Bus RGB Interface Mode (IOVCC = 1.65 ~ 3.3V)

The diagram illustrates the timing relationships for HS-MLVDS signals. It shows three signal traces: HS YNC, VS YNC, and Write Data. The timing parameters are defined as follows:


- $t_{rgb\text{bf}}$: Rise and fall time of the YNC signals.
- t_{SYNCS} : Sync-to-sync time interval.
- t_{ASE} : Asynchronous setup time.
- t_{ENS} : Enable setup time.
- t_{ENH} : Enable hold time.
- $PWDL$: Pre-drive low time.
- $t_{rgb\text{br}}$: Rise and fall time of the data signal.
- $PWDH$: Pre-drive high time.
- t_{CYCD} : Cycle-to-cycle delay.
- t_{PDS} : Post-drive setup time.
- t_{PDH} : Post-drive hold time.
- V_{IH} and V_{IL} : Input high and low voltage levels.
- Write Data**: The data signal being transmitted.



6.3 RESET Timing

Reset Timing Characteristics (IOVCC = 1.65 ~ 3.3 V)

Item	Symbol	Unit	Min.	Typ.	Max.
Reset low-level width	t_{RES_L}	ms	1	-	-
Reset rise time	t_{RES}	μ s	-	-	10
Reset high-level width	t_{RES_H}	ms	50	-	-




7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD


7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

- Temperature : 25±5℃
- Humidity : 65%±10%RH
- Viewing Angle : Normal viewing Angle.
- Illumination: Single fluorescent lamp (300 to 700Lux)
- Viewing distance:30–50cm



7.1.2 Definition



- Zone A : Effective Viewing Area(Character or Digit can be seen)
- Zone B : Viewing Area except Zone A
- Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:


Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module



No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Soldering appearance	Good soldering , Peeling off is not allowed.	
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	


7

7.1.4 Criteria (Visual)


Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken	(1) The edge of LCD broken	 <table> <tr> <td>X</td><td>Y</td><td>Z</td></tr> <tr> <td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr> </table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
X	Y	Z						
≤3.0mm	<Inner border line of the seal	≤T						
NOTE: X: Length Y: Width								



Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	 <table border="1" data-bbox="920 546 1331 647"><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T
	X	Y	Z					
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							




Number	Items	Criteria (mm)																														
2.0	Spot defect  X Φ=(X+Y)/2	① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain)																														
		Zone Size (mm)		Acceptable Qty																												
				A	B	C																										
		Φ≤0.10		Ignore		Ignore																										
		0.10<Φ≤0.15		3(distance ≥ 10mm)																												
		0.15<Φ≤0.2		1																												
		0.2<Φ		0																												
		②Dim spot (LCD/TP/Polarizer dim dot, light leakage、 dark spot)																														
		Zone Size (mm)		Acceptable Qty																												
				A	B	C																										
		Φ≤0.1		Ignore		Ignore																										
0.1<Φ≤0.2		2(distance ≥ 10mm)																														
0.2<Φ≤0.3		1																														
Φ > 0.3		0																														
③ Polarizer accidented spot																																
Zone Size (mm)		Acceptable Qty																														
		A	B	C																												
Φ≤0.2		Ignore		Ignore																												
0.2<Φ≤0.5		2(distance ≥ 10mm)																														
Φ>0.5		0																														
	Line defect (LCD/TP /Polarizer black/white line, scratch, stain)	<table><tr><td rowspan="2">Width(mm)</td><td rowspan="2">Length(mm)</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td>B</td><td>C</td></tr><tr><td>Φ≤0.03</td><td>Ignore</td><td colspan="2">Ignore</td><td rowspan="3">Ignore</td></tr><tr><td>0.03<W≤0.05</td><td>L≤3.0</td><td colspan="2">N≤2</td></tr><tr><td>0.05<W≤0.08</td><td>L≤2.0</td><td colspan="2">N≤2</td></tr><tr><td>0.08<W</td><td colspan="4">Define as spot defect</td></tr></table>					Width(mm)	Length(mm)	Acceptable Qty			A	B	C	Φ≤0.03	Ignore	Ignore		Ignore	0.03<W≤0.05	L≤3.0	N≤2		0.05<W≤0.08	L≤2.0	N≤2		0.08<W	Define as spot defect			
Width(mm)	Length(mm)	Acceptable Qty																														
		A	B	C																												
Φ≤0.03	Ignore	Ignore		Ignore																												
0.03<W≤0.05	L≤3.0	N≤2																														
0.05<W≤0.08	L≤2.0	N≤2																														
0.08<W	Define as spot defect																															



Items	Criteria (mm)																																																									
Spot defect  X $\Phi=(X+Y)/2$	① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain) <table><tr><th rowspan="2">Zone Size (mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi\leq0.10$</td><td colspan="2">Ignore</td><td rowspan="4">Ignore</td></tr><tr><td>$0.10<\Phi\leq0.15$</td><td colspan="2">3(distance$\geq10\text{mm}$)</td></tr><tr><td>$0.15<\Phi\leq0.2$</td><td colspan="2">1</td></tr><tr><td>$0.2<\Phi$</td><td colspan="2">0</td></tr></table> ②Dim spot (LCD/TP/Polarizer dim dot, light leakage、dark spot) <table><tr><th rowspan="2">Zone Size (mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi\leq0.1$</td><td colspan="2">Ignore</td><td rowspan="4">Ignore</td></tr><tr><td>$0.1<\Phi\leq0.2$</td><td colspan="2">2(distance$\geq10\text{mm}$)</td></tr><tr><td>$0.2<\Phi\leq0.3$</td><td colspan="2">1</td></tr><tr><td>$\Phi>0.3$</td><td colspan="2">0</td></tr></table> ③ Polarizer accidented spot <table><tr><th rowspan="2">Zone Size (mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi\leq0.2$</td><td colspan="2">Ignore</td><td rowspan="3">Ignore</td></tr><tr><td>$0.2<\Phi\leq0.5$</td><td colspan="2">2(distance$\geq10\text{mm}$)</td></tr><tr><td>$\Phi>0.5$</td><td colspan="2">0</td></tr></table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi\leq0.10$	Ignore		Ignore	$0.10<\Phi\leq0.15$	3(distance $\geq10\text{mm}$)		$0.15<\Phi\leq0.2$	1		$0.2<\Phi$	0		Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi\leq0.1$	Ignore		Ignore	$0.1<\Phi\leq0.2$	2(distance $\geq10\text{mm}$)		$0.2<\Phi\leq0.3$	1		$\Phi>0.3$	0		Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi\leq0.2$	Ignore		Ignore	$0.2<\Phi\leq0.5$	2(distance $\geq10\text{mm}$)		$\Phi>0.5$	0	
Zone Size (mm)	Acceptable Qty																																																									
	A	B	C																																																							
$\Phi\leq0.10$	Ignore		Ignore																																																							
$0.10<\Phi\leq0.15$	3(distance $\geq10\text{mm}$)																																																									
$0.15<\Phi\leq0.2$	1																																																									
$0.2<\Phi$	0																																																									
Zone Size (mm)	Acceptable Qty																																																									
	A	B	C																																																							
$\Phi\leq0.1$	Ignore		Ignore																																																							
$0.1<\Phi\leq0.2$	2(distance $\geq10\text{mm}$)																																																									
$0.2<\Phi\leq0.3$	1																																																									
$\Phi>0.3$	0																																																									
Zone Size (mm)	Acceptable Qty																																																									
	A	B	C																																																							
$\Phi\leq0.2$	Ignore		Ignore																																																							
$0.2<\Phi\leq0.5$	2(distance $\geq10\text{mm}$)																																																									
$\Phi>0.5$	0																																																									

	Line defect (LCD/TP /Polarizer black/white line, scratch, stain)	<table><tr><th rowspan="2">Width(mm)</th><th rowspan="2">Length(mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi \leq 0.03$</td><td>Ignore</td><td colspan="2">Ignore</td><td rowspan="3">Ignore</td></tr><tr><td>$0.03 < W \leq 0.05$</td><td>$L \leq 3.0$</td><td colspan="2">$N \leq 2$</td></tr><tr><td>$0.05 < W \leq 0.08$</td><td>$L \leq 2.0$</td><td colspan="2">$N \leq 2$</td></tr><tr><td>$0.08 < W$</td><td colspan="4">Define as spot defect</td></tr></table>				Width(mm)	Length(mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.03$	Ignore	Ignore		Ignore	$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$		$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$		$0.08 < W$	Define as spot defect			
Width(mm)	Length(mm)	Acceptable Qty																													
		A	B	C																											
$\Phi \leq 0.03$	Ignore	Ignore		Ignore																											
$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$																													
$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$																													
$0.08 < W$	Define as spot defect																														
	Polarizer Bubble	<table><tr><th rowspan="2">Zone Size (mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi \leq 0.2$</td><td colspan="2">Ignore</td><td rowspan="4">Ignore</td></tr><tr><td>$0.2 < \Phi \leq 0.4$</td><td colspan="2">2(distance $\geq 10\text{mm}$)</td></tr><tr><td>$0.4 < \Phi \leq 0.6$</td><td colspan="2">1</td></tr><tr><td>$0.6 < \Phi$</td><td colspan="2">0</td></tr></table>				Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.2$	Ignore		Ignore	$0.2 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		$0.4 < \Phi \leq 0.6$	1		$0.6 < \Phi$	0							
Zone Size (mm)	Acceptable Qty																														
	A	B	C																												
$\Phi \leq 0.2$	Ignore		Ignore																												
$0.2 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)																														
$0.4 < \Phi \leq 0.6$	1																														
$0.6 < \Phi$	0																														
	SMT	According to IPC-A-610C class II standard . Function defect and missing part are major defect ,the others are minor defect.																													

		TP bubble/ accidented spot	<table><tr><th rowspan="2">Size Φ(mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>Φ≤0.1</td><td colspan="3">Ignore</td></tr><tr><td>0.1<Φ≤0.2</td><td colspan="3">2</td></tr><tr><td>0.2<Φ≤0.3</td><td colspan="3">1</td></tr><tr><td>0.3<Φ</td><td colspan="3">0</td></tr></table>	Size Φ(mm)	Acceptable Qty			A	B	C	Φ≤0.1	Ignore			0.1<Φ≤0.2	2			0.2<Φ≤0.3	1			0.3<Φ	0		
Size Φ(mm)	Acceptable Qty																									
	A	B	C																							
Φ≤0.1	Ignore																									
0.1<Φ≤0.2	2																									
0.2<Φ≤0.3	1																									
0.3<Φ	0																									
		Assembly deflection	beyond the edge of backlight ≤0.15mm																							

5.0	TP Related	Newton Ring	Newton area>1/3 NG	TP	Ring area	 1.规律性						
		Newton Ring	Newton area≤1/3 OK	TP	Ring area	 2.非规律性						
						 似牛顿环						
		TP corner broken X : length Y : width Z : height	<table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>X≤3.0mm</td><td>Y≤3.0mm</td><td>Z<LCD thickness</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	X≤3.0mm	Y≤3.0mm	Z<LCD thickness			
X	Y	Z										
X≤3.0mm	Y≤3.0mm	Z<LCD thickness										
		TP edge broken X : length Y : width Z : height	<table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>X≤6.0mm</td><td>Y≤2.0mm</td><td>Z<LCD thickness</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	X≤6.0mm	Y≤2.0mm	Z<LCD thickness			
X	Y	Z										
X≤6.0mm	Y≤2.0mm	Z<LCD thickness										



Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

8. Reliability Test Result

8.1 Condition

Item	Condition	Sample Size	Test Result	Note
Low Temperature Operating Life test	-20℃, 96HR	3ea	pass	-
Thermal Humidity Operating Life test	70℃90%RH, 96HR	3ea	pass	-
Temperature Cycle ON/OFF test	-20℃ ↔ 70℃, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature Storage test	80℃, 96HR	3ea	pass	-
Low Temperature Storage test	- 30℃, 96HR	3ea	pass	-
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

(14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

9.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	KD032C-2-TP	REV	V1.0	Page 25 of 26
----------	-------------	-----	------	---------------



10.Packing

---TBD-----

Part. No	KD032C-2-TP	REV	V1.0	Page 26 of 26
----------	-------------	-----	------	---------------