

**SPECIFICATION
FOR
LCD Module
KD035C-11**

MODULE:	KD035C-11
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2012.09.06

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Contents

General Description	4
1. Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	9
5. Electrical Characteristics	12
6. AC Characteristic	13
7. LCD Module Out-Going Quality Level	22
8 Reliability Test Result	30
9. Cautions and Handling Precautions	31
10. Packing	32

General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.5TFT-LCD contains 320x480 pixels, and can display up to 65K/262K colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K colors


-RGB Interface: 8BIT/9BIT/16BIT/18BIT MCU, 3SPI/4SPI+16BIT/18BIT RGB

eral Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	48.96(H)*73.44(V) (3.5inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	320(RGB)*480	dots	-
Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153(H)*0.153(V)	mm	-
Viewing angle	6:00	o'clock	-
Controller IC	ILI9488	-	-
Display mode	Transmissive/ Normally White	-	-
Operating temperature	-20~+70	°C	-
Storage temperature	-30~+80	°C	-

* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)		55.50		mm	-
	Vertical(V)		84.96		mm	-
	Depth(D)		2.55		mm	-
Weight			TBD		g	-

1. Block Diagram



2. Outline dimension

注: 上机壳开窗要小于LCD/CF 0.3mm以上, LCD V.A区为镜片建议开窗区

NOTE: RGB mode must select serial interface!

Rev	Revision content description	Date
A	FIRST	2013/04/03

Rev	Revision content description	Date
A	FIRST	2013/04/03

LED (B/L) CIRCUIT

RGB Interface

DB Pin in use	Interface type
DB17-DB0	16 Bit RGB interface
DB17-DB0	18 Bit RGB interface

NOTE: If used RGB mode must select serial interface!

DB Pin in use

IM2	IM0	Interface type
0	0	DB17h_16-bit interface
0	1	DB17h_9-bit interface
0	1	DB17h_16-bit interface
0	1	DB17h_8-bit interface
1	0	3-Wire 9 BIT data serial interface. (TW Used)
1	1	4-Wire 8 BIT data serial interface

NOTE: If not used PIN, fix to the GND, 10VCC or NC.

NO.	Pin Name
1	GND
2	LEDA
3	LEDK1
4	LEDK2
5	LEDK3
6	LEDK4
7	LEDK5
8	LEDK6
9	GND
10	GND
11	VCC
12	VCC
13	RESET
14	CSX
15	RS
16	WRX(SH+SCL)
17	RDX
18	SPI(SDA)
19	SDO
20	DB0/DBLS
21	DB0/IB1
22	DB0/IB2
23	DB0/IB3
24	DB0/IB4
25	DB0/IB5(MSB)
26	DB0/IB6(LSB)
27	DB0/IB7
28	DB0/IB8
29	DB0/IB9
30	DB0/IB10
31	DB1/DB5(MSB)
32	DB1/DB6(LSB)
33	DB1/IB1
34	DB1/IB2
35	DB1/IB3
36	DB1/IB4
37	DB1/IB5 (MSB)
38	DE
39	PCLK
40	HSYNC
41	VSYNC
42	IM2
43	IM1
44	IM0
45	GND
46	YUN(C)
47	XLIN(C)
48	YDIN(C)
49	XRIN(C)
50	GND

深圳市柯达科电子科技有限公司
SHENZHEN STARTEK ELECTRONICS CO.,LTD

DRAWING NAME KD035C-11-LCM
PARTS NO. 99035008A

TOLERANCE (公差)
X.X±0.3
X.XX±0.2

Scale 1:1

Drawn
Checked
Approve

UNIT
mm

Page 1/1

3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	P
2	LEDA	Anode pin of backlight	P
3	LEDK1	Cathode pin OF backlight	P
4	LEDK2	Cathode pin OF backlight	P
5	LEDK3	Cathode pin OF backlight	P
6	LEDK4	Cathode pin OF backlight	P
7	LEDK5	Cathode pin OF backlight	P
8	LEDK6	Cathode pin OF backlight	P
9	GND	Ground.	P
10	GND	Ground.	P
11	VCC	Supply voltage(3.3V).	P
12	VCC	Supply voltage(3.3V).	P
13	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
14	CSX	Chip select input pin (“Low” enable). fix this pin at VCC or GND when not in use.	I
15	RS	This pin is used to select “Data or Command” in the parallel interface. When D/CX = ‘1’, data is selected. When D/CX = ‘0’, command is selected. This pin is used serial interface clock in 4-wire 8-bit serial data interface. fix this pin at VCC or GND when not in use.	I
16	WRX(SPI-SCL)	DBI Type B: WRX pin, serves as a write signal DBI Type C: SCL pin as Serial Clock when operates in the serial interface fix this pin at VCC or GND when not in use.	I
17	RDX	DBI Type B: serve as a read signal fix this pin at VCC when not in use.	I
18	SPI-SDA	SDA: serial data input/output bi-direction pin Fix to GND level when not in use.	I

19	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.	O
20-37	DB0-DB17	18-bit parallel bi-directional data bus for MCU system and RGB interface mode . Fix to GND level when not in use	I/O
38	DE	Data enable signal for RGB interface operation.	I
39	PCLK	Dot clock signal for RGB interface operation. Fix this pin at VCC or GND when not in use.	I
40	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at VCC or GND when not in use.	I
41	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCC or GND when not in use.	I
42	IM2	MPU Parallel interface bus and serial interface select If use RGB Interface must select serial interface. Fix this pin at VCC and GND.	I
43	IM1		I
44	IM0		I
45	GND	Ground.	P
46	YU(NC)	Touch panel Top Film Terminal	A/D
47	XL(NC)	Touch panel LIFT Glass Terminal	A/D
48	YD(NC)	Touch panel Bottom Film Terminal	A/D
49	XR(NC)	Touch panel Right Glass Terminal	A/D
50	GND	Ground.	P

4. LCD Optical Characteristics

4.1 Optical specification

C. Optical specifications							
Item	Symbol	Condition	Specification			Unit	Remark
			Min.	Typ.	Max.		
Response time (By Quick)	Tr+Tf	$\theta = 0^\circ$	-	20	40	ms	Note 5
Contrast ratio	CR	$\theta = 0^\circ$	-	500	-		Note 2,6
Viewing angle	Top	$CR \geq 10$	-	60	-	deg.	Note 2,6,7
	Bottom	$CR \geq 10$	-	60	-		
	Left	$CR \geq 10$	-	70	-		
	Right	$CR \geq 10$	-	70	-		
Color chromaticity (CF only with ITO, light source is C light, CIE 1931)	Wx	$\theta = 0^\circ$	0.292	0.307	0.322		Note 3
	Wy		0.312	0.327	0.342		
	Rx		0.609	0.624	0.639		
	Ry		0.316	0.331	0.346		
	Gx		0.281	0.296	0.311		
	Gy		0.562	0.577	0.592		
	Bx		0.128	0.143	0.158		
By	0.094	0.109	0.124				
NTSC			57%	60%	-		Note 3
Cross talk	Ct		-	-	2%		Note 9
Transmittance	Trans		-	5.50%	-		Note 4


Note 1: Ambient temperature = 25°C.

Note 2: To be measured with a viewing cone of 2° by Topcon luminance meter BM-5A.

Note 3: To be measured with Otsuta chromaticity meter LCF-2100M, CF only measure under C light simulation.

Note 4: CTC shipping status is cell without polarizer. Transmittance of Specification is cell with polarizer. The tolerance of Transmittance is $\pm 10\%$.

Note 5: Definition of response time:
The output signals of TRD-100 are measured when the input signals are changed to "White" (falling time) and from "White" to "Black" (rising time), respectively. The interval is between the 10% and 90% of amplitudes. Refer to figure as below.




Note 6: Definition of contrast ratio:


Contrast ratio is calculated by the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "white" state}}{\text{Brightness on the "black" state}}$$


Note 7: Definition of viewing angle



Note 8: Optical characteristic measurement setup.



Note 9:



$|LA - LA'| / LA \times 100\% = 2\% \text{ max.}$, LA and LA' are brightness at location A and A'
 $|LB - LB'| / LB \times 100\% = 2\% \text{ max.}$, LB and LB' are brightness at location B and B'

5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supply Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C


5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	3.3	4.2	V	
Digital interface supply Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD	--	8	--	mA	
Level input voltage	V _{IH}	0.7V _{DDIO}		V _{DDIO}	V	
	V _{IL}	GND		0.3V _{DDIO}	V	
Level output voltage	V _{OH}	0.8V _{DDIO}		V _{DDIO}	V	
	V _{OL}	GND		0.2V _{DDIO}	V	

5.3 LED Backlight Characteristics


The back-light system is edge-lighting type with 6chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	80	90	--	mA	
Forward Voltage	V_F	--	3.2	--	V	
LCM Luminance	L_V	250	--	--	cd/m ²	$I_F = 90\text{mA}$
Uniformity	AV_g	80	--	--	%	



6. AC Characteristic


6.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	-
	that	Address hold time (Write/Read)	0	-	ns	-
CSX	tchw	CSX "H" pulse width	0	-	ns	-
	tcs	Chip Select setup time (Write)	15	-	ns	-
	trcs	Chip Select setup time (Read ID)	45	-	ns	-
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	-
	tcsf	Chip Select Wait time (Write/Read)	0	-	ns	-
	WRX	twc	Write cycle	40	-	ns
twrh		Write Control pulse H duration	15	-	ns	-
twrl		Write Control pulse L duration	15	-	ns	-
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	When read from Frame Memory
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	When read ID data
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
DB [23:0], DB [17:0], DB [15:0], DB [8:0], DB [7:0]	tdst	Write data setup time	10	-	ns	For maximum, CL=30pF For minimum, CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Notes:


1. $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.3V$, $VCI = 2.5V$ to $3.3V$, $AGND = DGND = 0V$
2. Logic high and low levels are specified as 30% and 70% of $IOVCC$ for input signals.
3. Input signal rising time and falling time:




4. The CSX timing:



5. The Write to Read or the Read to Write timing:




6.2 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tsc	SCL-CSX	15	-	ns	
	tchw	CSX H Pulse Width	40	-	ns	
	tcss	Chip select time (Write)	60	-	ns	
	tcsh	Chip select hold time (Read)	65	-	ns	
SCL	twc	Serial Clock Cycle (Write)	66	-	ns	
	twrh	SCL H Pulse Width (Write)	15	-	ns	
	twrl	SCL L Pulse Width (Write)	15	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL H Pulse Width (Read)	60	-	ns	
	trdl	SCL L Pulse Width (Read)	60	-	ns	
SDA (Input)	tds	Data setup time (Write)	10	-	ns	
	tdh	Data hold time (Write)	10	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	10	50	ns	For maximum CL=30pF
	toh	Output disable time (Read)	15	50	ns	For minimum CL=8pF

Note: $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.6V$, $VCI = 2.5V$ to $3.6V$, $AGND = DGND = 0V$, $T = 10 \pm 0.5ns$



6.3 Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t_{css}	Chip select time (Write)	15	-	ns	
	t_{csh}	Chip select hold time (Read)	15	-	ns	
	t_{CHW}	CS H pulse width	40	-	ns	
SCL	t_{wc}	Serial clock cycle (Write)	50	-	ns	
	t_{wrh}	SCL H pulse width (Write)	10	-	ns	
	t_{wrl}	SCL L pulse width (Write)	10	-	ns	
	t_{rc}	Serial clock cycle (Read)	150	-	ns	
	t_{rdh}	SCL H pulse width (Read)	60	-	ns	
	t_{rdl}	SCL L pulse width (Read)	60	-	ns	
D/CX	t_{as}	D/CX setup time	10	-	ns	
	t_{ah}	D/CX hold time (Write/Read)	10	-	ns	
SDA (Input)	t_{ds}	Data setup time (Write)	10	-	ns	
	t_{dh}	Data hold time (Write)	10	-	ns	
SDA/SDO (Output)	t_{acc}	Access time (Read)	10	50	ns	For maximum $CL=30pF$
	t_{od}	Output disable time (Read)	15	50	ns	For minimum $CL=8pF$

Notes:


1. $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.3V$, $VCI = 2.5V$ to $3.3V$, $AGND = DGND = 0V$, $T = 10 \pm 0.5ns$.
2. Does not include signal rising and falling times.


6.4 Parallel RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC/ HSYNC	t_{SYNCS}	VSYNC/HSYNC setup time	15	-	ns	16-/18-/24-bit bus RGB interface mode
	t_{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	-	ns	
	t_{ENH}	ENABLE hold time	15	-	ns	
DB [23:0]	t_{POS}	Data setup time	15	-	ns	
	t_{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	20	-	ns	
	PWDL	DOTCLK low-level period	20	-	ns	
	t_{CYCD}	DOTCLK cycle time	50	-	ns	
	t_{RGBF}, t_{RGBR}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.3V$, $VCI = 2.5V$ to $3.3V$, $AGND = DGND = 0V$





Parameters	Symbols	Min.	Typ.	Max.	Units
PCLK Cycle	PCLK _{CYC}	100	80	66.6	ns
Horizontal Synchronization	Hsync	3	3	-	PCLK
Horizontal Back Porch	HBP	3	3	-	PCLK
Horizontal Address	HAdr	-	320	-	PCLK
Horizontal Front Porch	HFP	3	3	-	PCLK
Vertical Synchronization	Vsync	2	2	-	Line
Vertical Back Porch	VBP	2	2	-	Line
Vertical Address	VAdr	-	480	-	Line
Vertical Front Porch	VFP	2	2	-	Line
Vertical Frequency(*)		50	60	80	Hz
Horizontal Frequency(*)		-	33	-	KHz
PCLK Frequency(*)		10	12.5	15	MHz

Notes:

1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

6.5 Reset Timing Characteristics




Table 39: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	t_{RW}	Reset pulse duration	10		μ S
	t_{RT}	Reset cancel		5 (note 1,5) 120 (note 1,6,7)	mS

Notes:

1. The reset cancel also includes the required time for loading ID bytes, VCOM setting and other settings from the EEPROM to registers. After a rising edge of RESX, this loading is done within 5 ms after the H/W reset cancel (t_{RT}).
2. According to the Table 40, a spike due to an electrostatic discharge on the RESX line does not cause irregular system reset.

Table 40: Reset Description

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Reset period, the display will be blanked (When Reset starts in the Sleep Out mode, the display will enter the blanking sequence in at least 120 ms. The display remains the blank state in the Sleep In mode.) and then return to the default condition for the Hardware Reset.
4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 137: Positive Noise Pulse during Reset Low

5. When Reset is applied during the Sleep In Mode.
6. When Reset is applied during the Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. The Sleep Out command also cannot be sent in 120msec.

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25 \pm 5^{\circ}\text{C}$

Humidity : $65\% \pm 10\% \text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30–50cm



7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II


AQL:



Major defect	Minor defect
0.65	1.5


LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module





No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Soldering appearance	Good soldering , Peeling off is not allowed.	
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	


7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken	(1) The edge of LCD broken	 <table border="1" data-bbox="861 1747 1388 1904"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>≤3.0mm</td> <td><Inner border line of the seal</td> <td>≤T</td> </tr> </table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
X	Y	Z						
≤3.0mm	<Inner border line of the seal	≤T						
NOTE: X: Length Y: Width								

<p>Z: Height L: Length of ITO, T: Height of LCD</p>	<p>(2)LCD corner broken</p>	 <table border="1" data-bbox="922 548 1332 649"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>≤3.0mm</td> <td>≤L</td> <td>≤T</td> </tr> </table>	X	Y	Z	≤3.0mm	≤L	≤T
	X	Y	Z					
≤3.0mm	≤L	≤T						
<p>(3) LCD crack</p>	 <p>Crack Not allowed</p>							

Number	Items	Criteria (mm)																									
2.0	Spot defect  $\Phi = (X+Y)/2$	① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain) <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.10$</td> <td colspan="3">Ignore</td> </tr> <tr> <td>$0.10 < \Phi \leq 0.15$</td> <td colspan="3">3(distance $\geq 10\text{mm}$)</td> </tr> <tr> <td>$0.15 < \Phi \leq 0.2$</td> <td colspan="3">1</td> </tr> <tr> <td>$0.2 < \Phi$</td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.10$	Ignore			$0.10 < \Phi \leq 0.15$	3(distance $\geq 10\text{mm}$)			$0.15 < \Phi \leq 0.2$	1			$0.2 < \Phi$	0				
		Zone Size (mm)		Acceptable Qty																							
			A	B	C																						
		$\Phi \leq 0.10$	Ignore																								
		$0.10 < \Phi \leq 0.15$	3(distance $\geq 10\text{mm}$)																								
		$0.15 < \Phi \leq 0.2$	1																								
		$0.2 < \Phi$	0																								
		② Dim spot (LCD/TP/Polarizer dim dot, light leakage、 dark spot) <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.1$</td> <td colspan="3">Ignore</td> </tr> <tr> <td>$0.1 < \Phi \leq 0.2$</td> <td colspan="3">2(distance $\geq 10\text{mm}$)</td> </tr> <tr> <td>$0.2 < \Phi \leq 0.3$</td> <td colspan="3">1</td> </tr> <tr> <td>$\Phi > 0.3$</td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.1$	Ignore			$0.1 < \Phi \leq 0.2$	2(distance $\geq 10\text{mm}$)			$0.2 < \Phi \leq 0.3$	1			$\Phi > 0.3$	0				
		Zone Size (mm)		Acceptable Qty																							
			A	B	C																						
$\Phi \leq 0.1$	Ignore																										
$0.1 < \Phi \leq 0.2$	2(distance $\geq 10\text{mm}$)																										
$0.2 < \Phi \leq 0.3$	1																										
$\Phi > 0.3$	0																										
③ Polarizer accidented spot <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.2$</td> <td colspan="3">Ignore</td> </tr> <tr> <td>$0.2 < \Phi \leq 0.5$</td> <td colspan="3">2(distance $\geq 10\text{mm}$)</td> </tr> <tr> <td>$\Phi > 0.5$</td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.2$	Ignore			$0.2 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)			$\Phi > 0.5$	0										
Zone Size (mm)		Acceptable Qty																									
	A	B	C																								
$\Phi \leq 0.2$	Ignore																										
$0.2 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)																										
$\Phi > 0.5$	0																										
Line defect (LCD/TP /Polarizer black/white line, scratch, stain)	<table border="1"> <thead> <tr> <th rowspan="2">Width(mm)</th> <th rowspan="2">Length(mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.03$</td> <td>Ignore</td> <td colspan="2">Ignore</td> <td rowspan="3">Ignore</td> </tr> <tr> <td>$0.03 < W \leq 0.05$</td> <td>$L \leq 3.0$</td> <td colspan="2">$N \leq 2$</td> </tr> <tr> <td>$0.05 < W \leq 0.08$</td> <td>$L \leq 2.0$</td> <td colspan="2">$N \leq 2$</td> </tr> <tr> <td>$0.08 < W$</td> <td colspan="4">Define as spot defect</td> </tr> </tbody> </table>	Width(mm)	Length(mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.03$	Ignore	Ignore		Ignore	$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$		$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$		$0.08 < W$	Define as spot defect			
Width(mm)	Length(mm)			Acceptable Qty																							
		A	B	C																							
$\Phi \leq 0.03$	Ignore	Ignore		Ignore																							
$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$																									
$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$																									
$0.08 < W$	Define as spot defect																										

5.0	TP Related	TP bubble/ accidented spot	<table border="1"> <thead> <tr> <th rowspan="2">Size Φ(mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.1$</td> <td colspan="3">Ignore</td> </tr> <tr> <td>$0.1 < \Phi \leq 0.2$</td> <td colspan="3">2</td> </tr> <tr> <td>$0.2 < \Phi \leq 0.3$</td> <td colspan="3">1</td> </tr> <tr> <td>$0.3 < \Phi$</td> <td colspan="3">0</td> </tr> </tbody> </table>			Size Φ (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.1$	Ignore			$0.1 < \Phi \leq 0.2$	2			$0.2 < \Phi \leq 0.3$	1			$0.3 < \Phi$	0		
		Size Φ (mm)	Acceptable Qty																									
			A	B	C																							
		$\Phi \leq 0.1$	Ignore																									
$0.1 < \Phi \leq 0.2$	2																											
$0.2 < \Phi \leq 0.3$	1																											
$0.3 < \Phi$	0																											
Assembly deflection	beyond the edge of backlight $\leq 0.15\text{mm}$																											
Newton Ring	<p>Newton area $> 1/3$ TP NG</p> <p>Newton area $\leq 1/3$ TP OK</p>	<p>Ring area</p> <p>Ring area</p>	 1 规律性  2 非规律性  似牛顿环																									
TP corner broken X : length Y : width Z : height	<table border="1"> <thead> <tr> <th>X</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>$X \leq 3.0\text{mm}$</td> <td>$Y \leq 3.0\text{mm}$</td> </tr> </tbody> </table> <p>* Circuitry broken is not allowed.</p>	X	Y	$X \leq 3.0\text{mm}$	$Y \leq 3.0\text{mm}$																							
X	Y																											
$X \leq 3.0\text{mm}$	$Y \leq 3.0\text{mm}$																											

		TP edge broken X : length Y : width Z : height	<table border="1"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>$X \leq 6.0\text{mm}$</td> <td>$Y \leq 2.0\text{mm}$</td> <td>$Z < \text{LCD thickness}$</td> </tr> </table>	X	Y	Z	$X \leq 6.0\text{mm}$	$Y \leq 2.0\text{mm}$	$Z < \text{LCD thickness}$	
X	Y	Z								
$X \leq 6.0\text{mm}$	$Y \leq 2.0\text{mm}$	$Z < \text{LCD thickness}$								
			* Circuitry broken is not allowed.							

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

8. Reliability Test Result

8.1 Condition

Item	Condition	Sample Size	Test Result	Note
Low Temperature Operating Life test	-20℃, 96HR	3ea	pass	-
Thermal Humidity Operating Life test	70℃90%RH, 96HR	3ea	pass	-
Temperature Cycle ON/OFF test	-20℃ ↔ 70℃, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature Storage test	80℃, 96HR	3ea	pass	-
Low Temperature Storage test	- 30℃, 96HR	3ea	pass	-
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

10.Packing

---TBD-----

Part. No	KD035C-11	REV	V1.0	Page 30 of 30
----------	-----------	-----	------	---------------